## CLAIMS

We claim:

10 1

100 April 1

2 2 1

71

- A method of digital communication between two devices, said method comprising the steps of:
- (1) a first device transmitting a predetermined bit pattern to 5 a second device responsive to a start signal;
  - (2) said second device sampling for bits of said predetermined bit pattern at sampling times determined as a function of a delay period after said start signal;
  - (3) if said second device does not detect said predetermined bit pattern, increasing said delay period and repeating steps (1) and (2), and, if necessary, step (3);
- (4) if said second device detects said predetermined bit pattern, setting the last delay period used in step (2) as a delay 15 period to be used by said second device for sampling data for further transmissions from said first device to said second device; and
  - (5) said second device using said last delay period for sampling further data transmissions from said first device to said second device.
    - The method of claim 1 wherein said start signal is 2. generated at said second device.

- 3. The method of claim 1 wherein said start signal is a frame synchronization signal denoting a beginning of a frame.
- 4. The method of claim 2 wherein said start signal is a frame synchronization signal denoting a beginning of a frame.
- 5. The method of claim 1 wherein said start signal is transmitted on a first signal line, said predetermined bit pattern and all further data is transmitted on a second signal line and a clock signal is transmitted on a third signal line and wherein transmissions on said second signal line and said sampling times are also a function of said clock signal.
  - 6. The method of claim 5 wherein said digital communication is in accordance with the Active Communication Riser (ACR) Integrated Packet Bus (IPB) protocol.
- 7. The method of claim 6 wherein said start signal and said 15 clock signal are generated at said second device.
  - 8. The method of claim 6 wherein said first device is a target device and said second device is an ACR controller.
  - 9. The method of claim 1 wherein step (1) is performed responsive to receipt of an instruction from said second device.

- 10. The method of claim 5 wherein, in step (3), said delay is increased by one-half of a clock cycle.
- 11. The method of claim 1 wherein said second device performs step (2) twice before proceeding to steps (3) or (4).
  - 12. The method of claim 1 further comprising the step of:
- (6) said first device predicting arrival of said start signal and commencing transmission of data in anticipation of receipt of said start signal.
- 13. A communication device for receiving digital data from another device, said communication device comprising:
- a receive port for receiving data transmitted to said communication device from another device;
  - a processor adapted to;

15

- (a) sample data received at said receive port for a predetermined bit pattern at sampling times determined as a function of a delay period after a start signal;
- (b) if said communication device detects said predetermined bit pattern, setting the delay period last used in step (a) as a delay period to be used by said communication device for sampling data; and
- (c) if said communication device does not detect said predetermined bit pattern, increasing said delay period and repeating step (a) and step (b) or (c); and

10

The state of the s

707

- (d) using said last delay period for sampling further data transmissions.
- 14. The communication device of claim 13 further comprising: means for generating said start signal; and
- a second port for transmitting said start signal to another device.
- 15. The communication device of claim 13 wherein said start signal is a frame synchronization signal denoting a beginning of a frame.
- 16. The communication device of claim 14 further comprising means for generating a clock signal; and
- a third port for transmitting said clock signal to said other device and wherein transmission of said predetermined bit pattern and said sampling times also are a function of said clock signal.
- 17. The communication device of claim 16 wherein said digital communication is in accordance with the Active Communication Riser (ACR) Integrated Packet Bus (IPB) protocol.
- 20 18. The communication device of claim 17 wherein said communication device is an ACR controller target device and said other device is an ACR target device.

- 19. The communication device of claim 13 wherein said processor is further adapted to transmit an instruction to said other device, responsive to which said other device transmits said predetermined bit pattern.
- 5 20. A method of receiving digital communication, said method comprising the steps of:
  - (1) receiving from a transmit device a predetermined bit pattern;
  - (2) sampling for bits of said predetermined bit pattern at sampling times determined as a function of a delay period after a start signal;
  - (3) if said predetermined bit pattern is not detected, increasing said delay period and repeating steps (1) and (2), and, if necessary, step (3);
  - (4) if said predetermined bit pattern is detected, setting a last said delay period used in step (2) as a delay period to be used for sampling data for further transmissions from said transmit device; and
- (5) using said last delay period for sampling further data20 communications from said transmit device.